Advantech PPC-S123 Manuel d'utilisateur Page 108

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 178
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 107
92
PPC-123 User's Manual
SDRAM Data Integrity Mode
When set as Non-ECC, supports standard 64-bit DIMM RAM
modules. When set as ECC, supports standard 72-bit ECC RAM
modules.
The options are: Non-ECC (Default), ECC.
System BIOS Cacheable
When enabled, allows the ROM area FOOOH-FFFFH to be cacheable
when the cache controller is activated. The recommended setting is
"Disabled", especially for high speed CPUs (200 MHz and above).
Video BIOS Cacheable
When enabled, allows the system to use the video BIOS codes from
SRAMs, instead of the slower DRAMs or ROMs.
The options are: Enabled (Default), Disabled.
Video RAM Cacheable
Enables video RAM to be cacheable.
The options are: Disabled (Default), Enabled.
16 Bit I/O Recovery Time
Sets 16-bit I/O signal recovery time.
The options are: 1 (Default), 2, 3, 4, N/A.
Memory Hole at 15M-16M
When enabled, the memory hole at the 15 MB address will be relocated
to the 15 ~ 16 MB address range of the ISA cycle when the processor
accesses the 15 ~ 16 MB address area.
When disabled, the memory hole at the 15 MB address will be treated
as a DRAM cycle when the processor accesses the 15 ~ 16 MB
address.
The options are: Disabled (Default), Enabled.
Vue de la page 107
1 2 ... 103 104 105 106 107 108 109 110 111 112 113 ... 177 178

Commentaires sur ces manuels

Pas de commentaire