Advantech PCI-1751U Manuel d'utilisateur télécharger pdf (Page 24)

PCI-1751U User Manual 20

Setting jumper JP1 sets the clock source of Timer 0 to be external, and

this allows Timer 0 and Timer 1 to be cascaded into a 32-bit event

counter.

3.3.3 Counter 2

Counter 2 can be a 16-bit timer or an event counter, selectable by setting

JP3. When the clock source is set for an internal source, Counter 2 is a

16-bit timer; when set as an external source, then Counter 2 is an event

counter. Counter 2 is set as mode 0 (interrupt on terminal count) in the

driver provided by Advantech.

3.3.4 Timer/Counter Frequency and Interrupt

The input clock frequency of the counter/timers is 10 MHz. The output of

both Timer 1 and Counter 2 can generate interrupts for the system (refer

to section 3.3). The maximum and minimum timer interrupt frequency is

(10 MHz)/(2)=(5 MHz) and (10 MHz)/(65535*65535)=0.002328 Hz,

respectively.

The gates of the counter/timers are internally pulled to +5 V when gate

control is enabled, but a user can also set it using the connector pins

(CNT0_G, CNT1_G and CNT2_G).

1 2 ... 19 20 21 22 23 24 25 26 27 28 29 ... 37 38

Pas de commentaire

Advantech PCI-1751U Manuel d'utilisateur Page 24