Advantech PCI-1753E Manuel d'utilisateur

Naviguer en ligne ou télécharger Manuel d'utilisateur pour Non Advantech PCI-1753E. Advantech PCI-1753E User manual Manuel d'utilisatio

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer

Résumé du contenu

Page 1 - User Manual

PCI-175396-channel Digital I/O CardPCI-1753E96-channel Extension Card for PCI-1753User Manual

Page 2 - PCI-1753/1753E User Manual ii

PCI-1753/1753E User Manual 41.2 Features• 96/192 TTL digital I/O lines• Emulates mode 0 of 8255 PPI• Buffered circuits for higher driving capacity

Page 3

5 Chapter 1 1.4 SpecificationsI/O Channels 96 digital I/O lines (PCI-1753 only) 192 digital I/O lines (using PCI-1753E extension)Programming Mode 82

Page 4 - PCI-1753/1753E User Manual iv

PCI-1753/1753E User Manual 61.5 Pin AssignmentsPA01PA02PA03PA04PA05PA06PA07PB01PB00PB02PB03PB04PB05PB06PB07PC01PC00PC02PC03PC04PC05PC06PC07GNDPA11PA1

Page 5 - Contents

7 Chapter 1 1.6 Block DiagramFigure 1.1: PCI-1753/1753E Block Diagram

Page 6

PCI-1753/1753E User Manual 8

Page 7 - General Information

2CHAPTER 2Installation

Page 8 - 1.1 Introduction

PCI-1753/1753E User Manual 10Chapter 2 Installation2.1 Initial InspectionBefore starting to install the PCI-1753/1753E, make sure there is no visibl

Page 9 - 3 Chapter 1

11 Chapter 2 2.3 Jumper SettingsWe designed the PCI-1753/1753E with ease-of-use in mind. It is a "plug and play" card, i.e. the system BI

Page 10 - 1.3 Applications

PCI-1753/1753E User Manual 12Using Jumpers to Set Ports as Output PortsBy shorting the two pins of the jumpers JPA0, JPB0, JPC0L, JPC0H, JPA1, JPB1, J

Page 11 - 1.4 Specifications

13 Chapter 2 Table 2.1: Summary of Jumper SettingsNames of Jumpers Function descriptionJPA0, JPA1, JPA2 and JPA3: Jumpers for ports A0, A1, A2 and A3

Page 12 - 1.5 Pin Assignments

PCI-1753/1753E User Manual iiCopyrightThis documentation and the software included with this product are copyrighted 2005 by Advantech Co., Ltd. All

Page 13 - 1.6 Block Diagram

PCI-1753/1753E User Manual 142.4 Setting the BoardID Switch (SW1)You can use the BoardID command (0x20) to get the board’s unique identifier. PCI-17

Page 14 - PCI-1753/1753E User Manual 8

15 Chapter 2 2.5 Installation InstructionsThe PCI-1753/1753E can be installed in any PCI slot in the computer. However, refer to the computer user&

Page 15 - Installation

PCI-1753/1753E User Manual 166. Secure the PCI-1753/1753E card by screwing the mounting bracket to the back panel of computer.7. Attach any accessor

Page 17 - 2.3 Jumper Settings

PCI-1753/1753E User Manual 18Chapter 3 Operation3.1 OverviewThis chapter describes the operating characteristics of the PCI-1753/1753E. The driver

Page 18 - PCI-1753/1753E User Manual 12

19 Chapter 3 3.2.3 Input/Output Control A control word can be written to a port's configuration register (Base+3, 7, 11 and 15 respectively for

Page 19

PCI-1753/1753E User Manual 20If the jumper JP1 is enabled and the initial configuration is caused by a reset, all ports will return to the states they

Page 20 - 2.4.1 BoardID Register

21 Chapter 3 3.3 Interrupt Functions3.3.1 IntroductionTwo lines of each I/O port C, plus ports A0 and B0, are connected to the interrupt circuitry.

Page 21 - 15 Chapter 2

PCI-1753/1753E User Manual 22Mn0 and Mn1: “mode bits” of port Cn (n = 0 ~ 3)M1: pattern match port enable control bit of port A0M2: change of state po

Page 22 - PCI-1753/1753E User Manual 16

23 Chapter 3 Figure 3.2: Interrupt sourcesM01:M000 00 11 01 1PC00PC04M11:M100 00 11 01 1PC10PC14M21:M200 00 11 01

Page 23 - Operation

iiiProduct Warranty (2 years)Advantech warrants to you, the original purchaser, that each of its prod-ucts will be free from defects in materials and

Page 24 - Chapter 3 Operation

PCI-1753/1753E User Manual 243.3.4 Interrupt Source Control The “mode bits” in the interrupt control registers determine the allowable sources of sign

Page 25 - 3.2.4 Initial Configuration

25 Chapter 3 3.3.5 Interrupt Triggering Edge ControlThe interrupt can be triggered by a rising edge or a falling edge of the interrupt signal, select

Page 26 - PCI-1753/1753E User Manual 20

PCI-1753/1753E User Manual 263.3.7 Pattern Match Interrupt FunctionThe PCI-1753/1753E provides the pattern match interrupt function for port A0. It m

Page 27 - 3.3 Interrupt Functions

27 Chapter 3 d) When the input signals at channels PA01, PA02 and PA07 are high and PA06 is low, an interrupt signal will be generated. This result

Page 28

PCI-1753/1753E User Manual 28

Page 29 - Figure 3.2: Interrupt sources

2 APPENDIX ARegister Format of PCI-1753/1753E

Page 30

PCI-1753/1753E User’s Manual 30Appendix A Register Format of PCI-1753/1753EA.1 PCI-1753 Register FormatBase Address + (Decimal)FunctionRead Write0 P

Page 31 - 3.3.6 Interrupt Flag Bit

31 Appendix A A.2 PCI-1753E Register FormatBase Address + (Decimal)FunctionRead Write32 Port A0 Port A033 Port B0 Port B034 Port C0 Port C035 - Port

Page 32

PCI-1753/1753E User’s Manual 32

Page 33

2 APPENDIX BPin Assignments of Cable PCL-10268

Page 34 - PCI-1753/1753E User Manual 28

PCI-1753/1753E User Manual ivTechnical Support and AssistanceStep 1. Visit the Advantech web site at www.advantech.com/support where you can find the

Page 35 - PCI-1753/1753E

PCI-1753/1753E User’s Manual 34Appendix B Pin Assignments of Cable PCL-10268The PCL-10268 is a 100-pin to two 68-pin SCSI cable designed for the PCI-

Page 36

35 Appendix B PIN 02PIN 03PIN 04PIN 05PIN 06PIN 07PIN 08PIN 10PIN 09PIN 11PIN 12PIN 13PIN 14PIN 15PIN 16PIN 18PIN 17PIN 19PIN 20PIN 21PIN 22PIN 23PIN

Page 37 - 31 Appendix A

PCI-1753/1753E User’s Manual 36

Page 38

v Table of ContentsContentsChapter 1 General Information ... 21.1 Introduction ...

Page 39 - Cable PCL-10268

PCI-1720 User Manual viFigure 3.2: Interrupt sources ... 233.3.4 Interrupt Source Control ...

Page 40 - PCL-10268

2CHAPTER 1General Information

Page 41 - 35 Appendix B

PCI-1753/1753E User Manual 2Chapter 1 General Information1.1 IntroductionThe PCI-1753 is a 96-bit digital I/O card for the PCI bus, which can be ext

Page 42

3 Chapter 1 Interrupt Functions Ensure Faster System ResponseTwo lines of each port C (i.e., ports C0, C1, C2 and C3) are connected to an interrupt c

Commentaires sur ces manuels

Pas de commentaire